


**Features**

- Freq: DC-4.0 GHz
- NF: 5.0 dB
- Gain: 16 dB
- Gain Flatness:  $\pm 0.3$  dB
- OP-1dB: 18 dBm
- Psat Satisfaction: 19 dBm
- OIP3: 29dBm
- Supply Voltage: +5V/49.5mA
- 50 $\Omega$  Input/ Output
- Die Size: 0.9 $\times$ 0.75 $\times$ 0.1mm<sup>3</sup>

**Functional Diagram**

**General Description**



The MC12402 is a Driver Amplifier which operates during DC-4.0 GHz. The amplifier Provides 16 dB of gain and 18 dBm of P-1dB Output power from a single bias supply of +5V/49.5mA with a noise figure of 5.0 dB.


The Chip applies the on-chip metallization through-hole technology thus no need for additional grounding measures which makes it easy and convenient to use. The backside of the chip is metallized, suitable for conductive adhesive bonding or eutectic mounting process.

**Electrical Specifications ( $T_A=+25^\circ\text{C}$ , 50 $\Omega$  system,  $V_D=+5\text{V}$ ,  $I_{DD}=49.5\text{mA}$ )**


Parameter		Min.	Typ.	Max.	Unit
Frequency Range	Freq	DC	-	4.0	GHz
Gain	Gain	-	16	-	dB
Gain Flatness	$\Delta$ Gain	-	$\pm 0.3$	-	dB
Noise Figure	NF	-	5.0	-	dB
Output P-1dB	P-1dB	-	18	-	dBm
Input Return Loss	IRL	-	-20	-	dB
Output Return Loss	ORL	-	-20	-	dB
Saturated Output Power	Psat	-	19	-	dBm
Output Third Order Intercept Point	OIP3	-	29	-	dBm
Quiescent Current	I <sub>DD</sub>	-	49.5	-	mA

[1] The chips are 100% DC and RF tested.


**Typical Testing Characteristics**





Input Return Loss vs Frequency




Output Return Loss vs Frequency




Reverse Isolation vs Frequency



Output P-1dB vs Frequency



OIP3 vs Frequency



Psat vs Frequency

**Absolute Maximum Ratings**





Parameter Limits	Value
Input Power, 50Ω	15dBm
Drain Bias Voltage VD	+6V
Storage Temperature	-65~+150°C
Operating Temperature	-55~+125°C
Mounting Temperature (30s, N <sub>2</sub> Protection)	300°C
Exceeding the above conditions may cause permanent damage to the chip	





This product is ESD(Electrostatic discharge) sensitive. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

- Assembling in a clean environment.
- Avoiding rapid temperature changes during the mounting process.
- Do not touch the surface or use dry/wet chemical methods to clean the surface
- 2 bonding wires for input and output (in figure 八), the bonding wires should be as short as possible.
- Storing in a dry, N<sub>2</sub> protection environment.

**Pad Descriptions**

Pad No.	Function	Description	Interface Schematic
2	RFIN	RF signal input , 50Ω matched, without blocking capacitor inside	
5	RFOUT	RF Signal output, 50Ω matched, blocking capacitor and chocking inductance required	
1, 3, 4, 6	GND	Grounding pad for probe test	
Die Bottom	GND	Die bottom must be connected to RF/DC ground	

**Assembly Diagram**

**Outline Drawing**

**Notes:**

1. Unit: μm
2. Back Side Metallization: Gold
3. Back side metal is ground
4. Bonding pad size: 100μm
5. Outline Dimensional Tolerance: ±50 μm